




(2) REDWOOD PCIe Interface




(3) REDWOOD MEM Interface Ch A&B






(10) No Connect E&F




(12) VDDC




$$\begin{aligned} 0.8V \cdot (10 + 30.9) / 30.9 &= V_{out} & 0.8V \cdot (10 + 26.1) / 26.1 &= V_{out} \\ \Rightarrow 0.8V \cdot 1.32362 &= V_{out} & \Rightarrow 0.8V \cdot 1.38314 &= V_{out} \\ 1.05889V &= V_{out} & \Rightarrow 1.1065V &= V_{out} \end{aligned}$$



COMPENSATION CIRCUIT




FILTERED SMPS VCC



BOOT CIRCUIT



MSIS-RMA
鄧祥勝
20101103


| | | | | | |
|--|--|--|--|---|--|
| <small>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. ©2007 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</small> | | Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario | |  | |
| Date: Friday, November 27, 2009 | | | | Rev 1 | |
| Sheet 14 of 20 | | | | | |
| Title RH REDWOOD DDR2 VGA-HDMI/DP-DVII | | | | Doc No. 105-C025xx-00B | |

(15) Linear Regulators


Regulators for +5V, +5V_VESA and +5V_VESA2


LDO #1: Vin = 3.0V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 1.6A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling


LDO #2: Vin = +1.5V to 2.0VMAX Vout = +1.0V +/- 2% Iout = 1.7A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



(16) Power Management







**RH PCIE REDWOOD 1GB DDR3
rVGA HDMI DVI-I LP**
REV 2

| | | | | | | | | |
|----------------|---------|----------|---|--|---------------|--|---------------------------|--|
| <div>AMD</div> | | | Title | | Schematic No. | | Date: | |
| | | | RH REDWOOD DDR2 VGA-HDMI-DVI | | 105-025xx-00B | | Friday, November 27, 2009 | |
| | | | REVISION HISTORY | | | | | NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI , ? please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired. |
| Sch Rev | PCB Rev | Date | REVISION DESCRIPTION | | | | | |
| 0 | 00A | 09/07/30 | | | | | | |
| 0 | 00B | 09/09/25 | Initial design for Redwood DDR2, VGA/DP HDMI/DP DVI/VGA | | | | | |
| | | | <div>MSIS-RMA</div> <div>鄧祥勝</div> <div>20101103</div> | | | | | |